Phase noise reduction by enhancing the filtering properties of a fully digital phase locked loop system

Authors
  • Є. В. Лебідь

    Military Institute of Telecommunications and Information of the State University of Telecommunications

  • Г. Д. Радзівілов

    Military Institute of Telecommunications and Information of the State University of Telecommunications

  • Р. О. Беляков

    Military Institute of Telecommunications and Information of the State University of Telecommunications

Keywords:
Array, Array, Array, Array, Array, Array
Abstract

The comparative analysis of diminishing of phase noise and increase of fi lter properties of the system PLL is conducted in the article. Connection of temporal jitter is investigational with a spectral closeness powers of phase noise, which are needed for being of sentinel instability of period of vibrations fully of the system digital PLL.

Author Biographies
  1. Є. В. Лебідь, Military Institute of Telecommunications and Information of the State University of Telecommunications

    engineer

  2. Г. Д. Радзівілов, Military Institute of Telecommunications and Information of the State University of Telecommunications

    candidate of technical sciences

  3. Р. О. Беляков, Military Institute of Telecommunications and Information of the State University of Telecommunications

    engineer

References

Системы фазовой автоподстройки частоты / В. В. Шахгильдян, А. А. Ляховкин; под ред. В. В. Шахгильдяна. – М.: Связь, 1972. – 220 с.

Kroupa V. Phase Lock Loops and Frequensy Synthesis. — Chichestes: John Wiley & Sons Ltd., 2003. DOI: https://doi.org/10.1002/0470014105

Комбинированная система фазовой автоподстройки частоты. В 3-х. Ч. 3. Показатели качества системы / Г. Ф. Зайцев, В. Л. Булгач, А. П. Полоневич, Н. В. Градобоева // Зв’язок. – 2012. – № 3. – С. 64–68.

Системы фазовой синхронизации с элементами дискретизации / Под ред. В. В. Шахгильдяна. – М. : Радио и связь, 1989.

Стеклов В. К. Анализ нелинейных систем фазовой автоподстройки / В. К. Стеклов, В. В. Мирошников // Радиотехника. – 2004. – № 138. – С. 105–110.

Lee B.-J. A 2.5-10Gb/s CMOS transceiver with alternating edge sampling phase detection for loop characteristic stabilization / Lee B-J et al // ISSCC Dig. Tech. Papers, 2003, No. 2, pp. 76–77.

Fast Frequency Acquisition Phase-Frequency Detectors for GSa/s Phase-Locked Loops / А. П. Бондарєв et al. // EEE J. Solid-State Circuits, 2002, Vol. 37, No. 10, pp. 1331–1334. DOI: https://doi.org/10.1109/JSSC.2002.803048

Nash G. Phase-Locked Loop Design / G. Nash // Fundamentals Document Number: AN535 Rev. 1.0. – 02/2006.

Mansuri M. A low-power lovv-jitter adaptive bandwidth PLL and clock buffer / Mansuri M. and Yang. C.-K. // ISSCC Dig. Tech. Papers, 2009, No 2, pp. 430–431. DOI: https://doi.org/10.1109/ISSCC.2003.1234370

A low-power multiplying DLL for lovv-jitter multigigahertz clock generation in highly integrated digital chips / Farjad-Rad R. et al. // IEEE J. of Solid StateCircuits, 2002, Vol. 37, No 12, pp. 1804–1812. DOI: https://doi.org/10.1109/JSSC.2002.804340

Cover Image
Published
2015-03-24
Section
COMMUNICATIONS MEANS
License
Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

Phase noise reduction by enhancing the filtering properties of a fully digital phase locked loop system. (2015). Weapons and Military Equipment, 7(3), 13-17. https://doi.org/10.34169/2414-0651.2015.3(7).13-17

Most read articles by the same author(s)